Regviz

stm32 /stm32c0 /STM32C011 /SYSCFG /SYSCFG_CFGR3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SYSCFG_CFGR3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32c0/STM32C011/SYSCFG/SYSCFG_CFGR3#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_1)PINMUX0 0 (B_0x0_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_4)PINMUX1 0 (B_0x0_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_5)PINMUX2 0 (B_0x0_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_8)PINMUX3 0 (B_0x0_STM32C011X___GPIO_ASSIGNED_TO_WLCSP12_PIN_E2)PINMUX4 0 (B_0x0_STM32C011X___GPIO_ASSIGNED_TO_WLCSP12_PIN_F1)PINMUX5

PINMUX1=B_0x0_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_4, PINMUX5=B_0x0_STM32C011X___GPIO_ASSIGNED_TO_WLCSP12_PIN_F1, PINMUX2=B_0x0_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_5, PINMUX4=B_0x0_STM32C011X___GPIO_ASSIGNED_TO_WLCSP12_PIN_E2, PINMUX3=B_0x0_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_8, PINMUX0=B_0x0_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_1

Description

SYSCFG configuration register 3

Fields

PINMUX0

Pin GPIO multiplexer 0 This bit is set by software and cleared by system reset. It assigns a GPIO to a pin. 1x: Reserved Pin F2 of WLCSP14 package GPIO assignment 1x: Reserved

0 (B_0x0_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_1): PB7

1 (B_0x1_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_1): PC14
PINMUX1

Pin GPIO multiplexer 1 This bit is set by software and cleared by system reset. It assigns a GPIO to a pin. 1x: Reserved

0 (B_0x0_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_4): PF2

1 (B_0x1_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_4): PA0

2 (B_0x2_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_4): PA1

3 (B_0x3_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_4): PA2
PINMUX2

Pin GPIO multiplexer 2 This bit is set by software and cleared by system reset. It assigns a GPIO to a pin. 1x: Reserved 1x: Reserved

0 (B_0x0_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_5): PA8

1 (B_0x1_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_5): PA11
PINMUX3

Pin GPIO multiplexer 3 This bit is set by software and cleared by system reset. It assigns a GPIO to a pin. 1x: Reserved

0 (B_0x0_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_8): PA14

1 (B_0x1_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_8): PB6

2 (B_0x2_STM32C011X___GPIO_ASSIGNED_TO_SO8_PIN_8): PC15
PINMUX4

Pin GPIO multiplexer 4 This bit is set by software and cleared by system reset. It assigns a GPIO to a pin. 1x: Reserved 1x: Reserved

0 (B_0x0_STM32C011X___GPIO_ASSIGNED_TO_WLCSP12_PIN_E2): PA7

1 (B_0x1_STM32C011X___GPIO_ASSIGNED_TO_WLCSP12_PIN_E2): PA12
PINMUX5

Pin GPIO multiplexer 5 This bit is set by software and cleared by system reset. It assigns a GPIO to a pin. 1x: Reserved

0 (B_0x0_STM32C011X___GPIO_ASSIGNED_TO_WLCSP12_PIN_F1): PA3

1 (B_0x1_STM32C011X___GPIO_ASSIGNED_TO_WLCSP12_PIN_F1): PA4

2 (B_0x2_STM32C011X___GPIO_ASSIGNED_TO_WLCSP12_PIN_F1): PA5

3 (B_0x3_STM32C011X___GPIO_ASSIGNED_TO_WLCSP12_PIN_F1): PA6

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32