Regviz

stm32 /stm32c0 /STM32C011 /TIM1 /TIM1_CCMR3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TIM1_CCMR3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32c0/STM32C011/TIM1/TIM1_CCMR3#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OC5FE)OC5FE 0 (OC5PE)OC5PE 0OC5M10 (OC5CE)OC5CE 0 (OC6FE)OC6FE 0 (OC6PE)OC6PE 0OC6M10 (OC6CE)OC6CE 0 (OC5M2)OC5M2 0 (OC6M2)OC6M2

Description

TIM1 capture/compare mode register 3

Fields

OC5FE

Output compare 5 fast enable Refer to OC1FE description.
OC5PE

Output compare 5 preload enable Refer to OC1PE description.
OC5M1

Output compare 5 mode Refer to OC1M description.
OC5CE

Output compare 5 clear enable Refer to OC1CE description.
OC6FE

Output compare 6 fast enable Refer to OC1FE description.
OC6PE

Output compare 6 preload enable Refer to OC1PE description.
OC6M1

Output compare 6 mode Refer to OC1M description.
OC6CE

Output compare 6 clear enable Refer to OC1CE description.
OC5M2

Output compare 5 mode Refer to OC1M description.
OC6M2

Output compare 6 mode Refer to OC1M description.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32