Regviz

stm32 /stm32c0 /STM32C071 /EXTI /EXTI_EMR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EXTI_EMR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32c0/STM32C071/EXTI/EXTI_EMR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)EM34 0 (B_0x0)EM36

EM36=B_0x0, EM34=B_0x0

Description

EXTI CPU wakeup with event mask register 2

Fields

EM34

CPU wakeup with event generation mask on line 34 Setting/clearing this bit unmasks/masks the CPU wakeup with event generation on the line 34.

0 (B_0x0): wakeup with event generation masked

1 (B_0x1): wakeup with event generation unmasked
EM36

CPU wake-up with event generation mask on line 36

0 (B_0x0): wake-up with event generation masked

1 (B_0x1): wake-up with event generation unmasked

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32