Regviz

stm32 /stm32c0 /STM32C071 /EXTI /EXTI_IMR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EXTI_IMR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32c0/STM32C071/EXTI/EXTI_IMR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)IM34 0 (B_0x0)IM36

IM34=B_0x0, IM36=B_0x0

Description

EXTI CPU wakeup with interrupt mask register 2

Fields

IM34

CPU wakeup with interrupt mask on line 34 Setting/clearing the bit unmasks/masks the CPU wakeup with interrupt request from the line 34.

0 (B_0x0): wakeup with interrupt masked

1 (B_0x1): wakeup with interrupt unmasked
IM36

CPU wake-up with interrupt mask on line 36

0 (B_0x0): wake-up with interrupt masked

1 (B_0x1): wake-up with interrupt unmasked

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32