Regviz

stm32 /stm32c0 /STM32C071 /TIM2 /TIM2_AF1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TIM2_AF1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32c0/STM32C071/TIM2/TIM2_AF1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)ETRSEL

ETRSEL=B_0x0

Description

TIM2 alternate function option register 1

Fields

ETRSEL

ETR source selection

0 (B_0x0): ETR legacy mode

3 (B_0x3): LSE

4 (B_0x4): MCO

5 (B_0x5): MCO2

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32