Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/stm32/stm32c0/STM32C071/TIM2/TIM2_CNT_ALTERNATE1#0x0
Least significant part of counter value
UIF Copy
https://github.com/modm-io/cmsis-svd-stm32