Regviz

stm32 /stm32f1 /STM32F101 /ETHERNET_MAC /MACFCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MACFCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f1/STM32F101/ETHERNET_MAC/MACFCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (FCB_BPA)FCB_BPA 0 (TFCE)TFCE 0 (RFCE)RFCE 0 (UPFD)UPFD 0PLT0 (ZQPD)ZQPD 0PT

Description

Ethernet MAC flow control register (ETH_MACFCR)

Fields

FCB_BPA

Flow control busy/back pressure activate
TFCE

Transmit flow control enable
RFCE

Receive flow control enable
UPFD

Unicast pause frame detect
PLT

Pause low threshold
ZQPD

Zero-quanta pause disable
PT

Pass control frames

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32