Regviz

stm32 /stm32f1 /STM32F107 /RCC /AHBENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AHBENR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f1/STM32F107/RCC/AHBENR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DMA1EN)DMA1EN 0 (DMA2EN)DMA2EN 0 (SRAMEN)SRAMEN 0 (FLITFEN)FLITFEN 0 (CRCEN)CRCEN 0 (OTGFSEN)OTGFSEN 0 (ETHMACEN)ETHMACEN 0 (ETHMACTXEN)ETHMACTXEN 0 (ETHMACRXEN)ETHMACRXEN

Description

AHB Peripheral Clock enable register (RCC_AHBENR)

Fields

DMA1EN

DMA1 clock enable
DMA2EN

DMA2 clock enable
SRAMEN

SRAM interface clock enable
FLITFEN

FLITF clock enable
CRCEN

CRC clock enable
OTGFSEN

USB OTG FS clock enable
ETHMACEN

Ethernet MAC clock enable
ETHMACTXEN

Ethernet MAC TX clock enable
ETHMACRXEN

Ethernet MAC RX clock enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32