Regviz

stm32 /stm32f3 /STM32F301 /ADC /CRR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CRR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f3/STM32F301/ADC/CRR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CKMODE 0 (VREFEN)VREFEN 0 (TSEN)TSEN 0 (VBATEN)VBATEN

Description

ADC common control register

Fields

CKMODE

ADC clock mode
VREFEN

VREFINT enable
TSEN

Temperature sensor enable
VBATEN

VBATEN

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32