Regviz

stm32 /stm32f3 /STM32F301 /ADC /JSQR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as JSQR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f3/STM32F301/ADC/JSQR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0JL0JEXTSEL0JEXTEN 0JSQ10JSQ20JSQ30JSQ4

Description

ADC injected sequence register

Fields

JL

Injected channel sequence length
JEXTSEL

External Trigger Selection for injected group
JEXTEN

External Trigger Enable and Polarity Selection for injected channels
JSQ1

1st conversion in the injected sequence
JSQ2

2nd conversion in the injected sequence
JSQ3

3rd conversion in the injected sequence
JSQ4

4th conversion in the injected sequence

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32