Regviz

stm32 /stm32f3 /STM32F3x4 /SYSCFG_COMP_OPAMP /COMP2_CSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as COMP2_CSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f3/STM32F3x4/SYSCFG_COMP_OPAMP/COMP2_CSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (COMP2EN)COMP2EN 0COMP2INMSEL 0COMP2OUTSEL 0 (COMP2POL)COMP2POL 0COMP2_BLANKING 0 (COMP2INMSEL_22)COMP2INMSEL_22 0 (COMP2OUT)COMP2OUT 0 (COMP2LOCK)COMP2LOCK

Description

control and status register

Fields

COMP2EN

Comparator 2 enable
COMP2INMSEL

Comparator 2 inverting input selection
COMP2OUTSEL

Comparator 2 output selection
COMP2POL

Comparator 2 output polarity
COMP2_BLANKING

Comparator 2 blanking source
COMP2INMSEL_22

Comparator 2 inverting input selection. It is used with Bits [6…4] to configure the Comp inverting input
COMP2OUT

Comparator 2 output
COMP2LOCK

Comparator 2 lock

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32