Regviz

stm32 /stm32f3 /STM32F3x4 /SYSCFG_COMP_OPAMP /COMP4_CSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as COMP4_CSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f3/STM32F3x4/SYSCFG_COMP_OPAMP/COMP4_CSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (COMP4EN)COMP4EN 0COMP4INMSEL 0COMP4OUTSEL 0 (COMP4POL)COMP4POL 0COMP4_BLANKING 0 (COMP4INMSEL_22)COMP4INMSEL_22 0 (COMP4OUT)COMP4OUT 0 (COMP4LOCK)COMP4LOCK

Description

control and status register

Fields

COMP4EN

Comparator 4 enable
COMP4INMSEL

Comparator 4 inverting input selection
COMP4OUTSEL

Comparator 4 output selection
COMP4POL

Comparator 4 output polarity
COMP4_BLANKING

Comparator 4 blanking source
COMP4INMSEL_22

Comparator 4 inverting input selection. It is used with Bits [6…4] to configure the Comp inverting input
COMP4OUT

Comparator 4 output
COMP4LOCK

Comparator 4 lock

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32