Regviz

stm32 /stm32f3 /STM32F3x4 /SYSCFG_COMP_OPAMP /COMP6_CSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as COMP6_CSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f3/STM32F3x4/SYSCFG_COMP_OPAMP/COMP6_CSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (COMP6EN)COMP6EN 0COMP6INMSEL 0COMP6OUTSEL 0 (COMP6POL)COMP6POL 0COMP6_BLANKING 0 (COMP6INMSEL_22)COMP6INMSEL_22 0 (COMP6OUT)COMP6OUT 0 (COMP6LOCK)COMP6LOCK

Description

control and status register

Fields

COMP6EN

Comparator 6 enable
COMP6INMSEL

Comparator 6 inverting input selection
COMP6OUTSEL

Comparator 6 output selection
COMP6POL

Comparator 6 output polarity
COMP6_BLANKING

Comparator 6 blanking source
COMP6INMSEL_22

Comparator 6 inverting input selection. It is used with Bits [6…4] to configure the Comp inverting input
COMP6OUT

Comparator 6 output
COMP6LOCK

Comparator 6 lock

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32