Regviz

stm32 /stm32g0 /STM32G030 /EXTI /RPR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RPR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32g0/STM32G030/EXTI/RPR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RPIF0)RPIF0 0 (RPIF1)RPIF1 0 (RPIF2)RPIF2 0 (RPIF3)RPIF3 0 (RPIF4)RPIF4 0 (RPIF5)RPIF5 0 (RPIF6)RPIF6 0 (RPIF7)RPIF7 0 (RPIF8)RPIF8 0 (RPIF9)RPIF9 0 (RPIF10)RPIF10 0 (RPIF11)RPIF11 0 (RPIF12)RPIF12 0 (RPIF13)RPIF13 0 (RPIF14)RPIF14 0 (RPIF15)RPIF15

Description

EXTI rising edge pending register

Fields

RPIF0

Rising edge event pending for configurable line
RPIF1

Rising edge event pending for configurable line
RPIF2

Rising edge event pending for configurable line
RPIF3

Rising edge event pending for configurable line
RPIF4

Rising edge event pending for configurable line
RPIF5

configurable event inputs x rising edge Pending bit
RPIF6

Rising edge event pending for configurable line
RPIF7

Rising edge event pending for configurable line
RPIF8

Rising edge event pending for configurable line
RPIF9

Rising edge event pending for configurable line
RPIF10

Rising edge event pending for configurable line
RPIF11

Rising edge event pending for configurable line
RPIF12

Rising edge event pending for configurable line
RPIF13

Rising edge event pending for configurable line
RPIF14

Rising edge event pending for configurable line
RPIF15

Rising edge event pending for configurable line

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32