Regviz

stm32 /stm32g4 /STM32G473 /FDCAN1 /TXFQS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TXFQS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32g4/STM32G473/FDCAN1/TXFQS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TFFL0TFGI 0TFQPI 0 (TFQF)TFQF

Description

The Tx FIFO/Queue status is related to the pending Tx requests listed in register TXBRP. Therefore the effect of Add/Cancellation requests may be delayed due to a running Tx scan (TXBRP not yet updated).

Fields

TFFL

TFFL
TFGI

TFGI
TFQPI

TFQPI
TFQF

TFQF

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32