Regviz

stm32 /stm32h5 /STM32H503 /DBGMCU /DBGMCU_APB2FZR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DBGMCU_APB2FZR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H503/DBGMCU/DBGMCU_APB2FZR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)DBG_TIM1_STOP

DBG_TIM1_STOP=B_0x0

Description

DBGMCU APB2 peripheral freeze register

Fields

DBG_TIM1_STOP

TIM1 stop in debug

0 (B_0x0): normal operation. TIM1 continues to operate while CPU is in debug mode.

1 (B_0x1): stop in debug. TIM1 is frozen while CPU is in debug mode.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32