stm32 /stm32h5 /STM32H503 /EXTI /EXTI_SWIER2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EXTI_SWIER2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)SWI50 0 (B_0x0)SWI53

SWI50=B_0x0, SWI53=B_0x0

Description

EXTI software interrupt event register 2

Fields

SWI50

Software interrupt on event x When EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access. When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0. A software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.

0 (B_0x0): Writing 0 has no effect.

1 (B_0x1): Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.

SWI53

Software interrupt on event x When EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access. When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0. A software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.

0 (B_0x0): Writing 0 has no effect.

1 (B_0x1): Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.

Links

()