Regviz

stm32 /stm32h5 /STM32H503 /GTZC1 /GTZC1_TZSC_MPCWM4AR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GTZC1_TZSC_MPCWM4AR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H503/GTZC1/GTZC1_TZSC_MPCWM4AR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SUBA_START0SUBA_LENGTH

Description

GTZC1 TZSC BKPSRAM sub-region A watermark register

Fields

SUBA_START

Start of sub-region A This field defines the address offset of the sub-region A, to be multiplied by the granularity defined in Table 16.
SUBA_LENGTH

Length of sub-region A This field defines the length of the sub-region A, to be multiplied by the granularity defined in Table 16. When SUBA_START + SUBA_LENGTH is higher than the maximum size allowed for the memory, a saturation of SUBA_LENGTH is applied automatically. If SUBA_LENGTH = 0, the sub-region A is disabled (SREN bit in GTZC1_TZSC_MPCMWACFGR is cleared).

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32