Regviz

stm32 /stm32h5 /STM32H503 /GTZC1 /GTZC1_TZSC_MPCWM4BR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GTZC1_TZSC_MPCWM4BR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H503/GTZC1/GTZC1_TZSC_MPCWM4BR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SUBB_START0SUBB_LENGTH

Description

GTZC1 TZSC BKPSRAM sub-region B watermark register

Fields

SUBB_START

Start of sub-region B This field defines the address offset of the sub-region B, to be multiplied by the granularity defined in Table 16.
SUBB_LENGTH

Length of sub-region B This field defines the length of the sub-region B, to be multiplied by the granularity defined in Table 16. When SUBB_START + SUBB_LENGTH is higher than the maximum size allowed for the memory, a saturation of SUBB_LENGTH is applied automatically. If SUBB_LENGTH = 0, the sub-region B is disabled (SREN bit in GTZC1_TZSC_MPCMWBCFGR is cleared).

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32