Regviz

stm32 /stm32h5 /STM32H503 /I3C1 /I3C_GETCAPR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as I3C_GETCAPR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H503/I3C1/I3C_GETCAPR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)CAPPEND

CAPPEND=B_0x0

Description

I3C get capability register

Fields

CAPPEND

IBI MDB support for pending read notification This bit is written by software during bus initialization (i.e. I3C_CFGR.EN=0) and indicates the support (or not) of the pending read notification via the IBI MDB[7:0] value. This bit is used to return the GETCAP3 byte in response to the GETCAPS CCC format 1.

0 (B_0x0): this I3C when acting as target sends an IBI request without a mandatory data byte value indicating a pending read notification

1 (B_0x1): this I3C when acting as target sends an IBI request with a mandatory data byte value (i.e. a MDB[7:5]=101) indicating a pending read notification

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32