stm32 /stm32h5 /STM32H503 /PWR /PWR_WUSCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PWR_WUSCR

CWUF2=B_0x0, CWUF3=B_0x0, CWUF5=B_0x0, CWUF4=B_0x0, CWUF1=B_0x0

Description

PWR wakeup status clear register

Fields

CWUF1	clear wakeup pin flag for WUFx These bits are always read as 0. 0 (B_0x0): no effect 1 (B_0x1): writing 1 clears the WUFx wakeup pin flag (bit is cleared to 0 by hardware).
CWUF2	clear wakeup pin flag for WUFx These bits are always read as 0. 0 (B_0x0): no effect 1 (B_0x1): writing 1 clears the WUFx wakeup pin flag (bit is cleared to 0 by hardware).
CWUF3	clear wakeup pin flag for WUFx These bits are always read as 0. 0 (B_0x0): no effect 1 (B_0x1): writing 1 clears the WUFx wakeup pin flag (bit is cleared to 0 by hardware).
CWUF4	clear wakeup pin flag for WUFx These bits are always read as 0. 0 (B_0x0): no effect 1 (B_0x1): writing 1 clears the WUFx wakeup pin flag (bit is cleared to 0 by hardware).
CWUF5	clear wakeup pin flag for WUFx These bits are always read as 0. 0 (B_0x0): no effect 1 (B_0x1): writing 1 clears the WUFx wakeup pin flag (bit is cleared to 0 by hardware).

Links

()