stm32 /stm32h5 /STM32H503 /SBS /SBS_MESR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SBS_MESR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)MCLR 0 (B_0x0)IPMEE

IPMEE=B_0x0, MCLR=B_0x0

Description

SBS memory erase status register

Fields

MCLR

erase after reset status This bit shows the status of the protection for SRAM2, BKPRAM, ICACHE, ICACHE. It is set by hardware and reset by software

0 (B_0x0): Memory erase on going (if not yet cleared by software)

1 (B_0x1): Memory erase done

IPMEE

end-of-erase status for ICACHE This bit shows the status of the protection for ICACHE. It is set by hardware and reset by software.

0 (B_0x0): ICACHE erase on going

1 (B_0x1): ICACHE erase ended

Links

()