Regviz

stm32 /stm32h5 /STM32H523 /FDCAN /FDCAN_DBTP

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FDCAN_DBTP

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H533/FDCAN/FDCAN_DBTP#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DSJW0DTSEG20DTSEG10DBRP0 (B_0x0)TDC

TDC=B_0x0

Description

FDCAN data bit timing and prescaler register

Fields

DSJW

Synchronization jump width
DTSEG2

Data time segment after sample point
DTSEG1

Data time segment before sample point
DBRP

Data bit rate prescaler
TDC

Transceiver delay compensation

0 (B_0x0): Transceiver delay compensation disabled

1 (B_0x1): Transceiver delay compensation enabled

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32