stm32 /stm32h5 /STM32H523 /OCTOSPI /OCTOSPI_WPCCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OCTOSPI_WPCCR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)IMODE0 (B_0x0)IDTR 0 (B_0x0)ISIZE 0 (B_0x0)ADMODE 0 (B_0x0)ADDTR 0 (B_0x0)ADSIZE 0 (B_0x0)ABMODE 0 (B_0x0)ABDTR 0 (B_0x0)ABSIZE 0 (B_0x0)DMODE0 (B_0x0)DDTR 0 (B_0x0)DQSE

ABMODE=B_0x0, ADMODE=B_0x0, DMODE=B_0x0, ISIZE=B_0x0, IDTR=B_0x0, IMODE=B_0x0, DDTR=B_0x0, ADSIZE=B_0x0, ADDTR=B_0x0, ABDTR=B_0x0, DQSE=B_0x0, ABSIZE=B_0x0

Description

OCTOSPI wrap communication configuration register

Fields

IMODE

Instruction mode

0 (B_0x0): No instruction

1 (B_0x1): Instruction on a single line

2 (B_0x2): Instruction on two lines

3 (B_0x3): Instruction on four lines

4 (B_0x4): Instruction on eight lines

IDTR

Instruction double transfer rate

0 (B_0x0): DTR mode disabled for the instruction phase

1 (B_0x1): DTR mode enabled for the instruction phase

ISIZE

Instruction size

0 (B_0x0): 8-bit instruction

1 (B_0x1): 16-bit instruction

2 (B_0x2): 24-bit instruction

3 (B_0x3): 32-bit instruction

ADMODE

Address mode

0 (B_0x0): No address

1 (B_0x1): Address on a single line

2 (B_0x2): Address on two lines

3 (B_0x3): Address on four lines

4 (B_0x4): Address on eight lines

ADDTR

Address double transfer rate

0 (B_0x0): DTR mode disabled for address phase

1 (B_0x1): DTR mode enabled for address phase

ADSIZE

Address size

0 (B_0x0): 8-bit address

1 (B_0x1): 16-bit address

2 (B_0x2): 24-bit address

3 (B_0x3): 32-bit address

ABMODE

Alternate-byte mode

0 (B_0x0): no alternate bytes

1 (B_0x1): alternate bytes on a single line

2 (B_0x2): alternate bytes on two lines

3 (B_0x3): alternate bytes on four lines

4 (B_0x4): alternate bytes on eight lines

ABDTR

Alternate-byte double transfer rate

0 (B_0x0): DTR mode disabled for the alternate-byte phase

1 (B_0x1): DTR mode enabled for the alternate-byte phase

ABSIZE

Alternate-byte size

0 (B_0x0): 8-bit alternate bytes

1 (B_0x1): 16-bit alternate bytes

2 (B_0x2): 24-bit alternate bytes

3 (B_0x3): 32-bit alternate bytes

DMODE

Data mode

0 (B_0x0): No data

1 (B_0x1): Data on a single line

2 (B_0x2): Data on two lines

3 (B_0x3): Data on four lines

4 (B_0x4): Data on eight lines

DDTR

Data double transfer rate

0 (B_0x0): DTR mode disabled for the data phase

1 (B_0x1): DTR mode enabled for the data phase

DQSE

DQS enable

0 (B_0x0): DQS disabled

1 (B_0x1): DQS enabled

Links

()