stm32 /stm32h5 /STM32H523 /PSSI /PSSI_MIS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PSSI_MIS

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)OVR_MIS

OVR_MIS=B_0x0

Description

PSSI masked interrupt status register

Fields

OVR_MIS

Data buffer overrun/underrun masked interrupt status

0 (B_0x0): No interrupt is generated when an overrun/underrun error occurs

1 (B_0x1): An interrupt is generated if there is either an overrun or an underrun error and the OVR_IE bit is set in PSSI_IER.

Links

()