RegViz: Visualize RCC_APB3LPENR Bitfield

stm32 /stm32h5 /STM32H523 /RCC /RCC_APB3LPENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_APB3LPENR

I3C2LPEN=B_0x0, RTCAPBLPEN=B_0x0, LPTIM1LPEN=B_0x0, LPTIM6LPEN=B_0x0, VREFLPEN=B_0x0, LPTIM4LPEN=B_0x0, LPTIM5LPEN=B_0x0, I2C3LPEN=B_0x0, LPUART1LPEN=B_0x0, SBSLPEN=B_0x0, LPTIM3LPEN=B_0x0

Description

RCC APB3 sleep clock register

Fields

SBSLPEN	SBS clock enable during Sleep mode 0 (B_0x0): SBS peripheral clock disabled during Sleep mode 1 (B_0x1): SBS peripheral clock enabled during Sleep mode (default after reset)
LPUART1LPEN	LPUART1 clock enable during Sleep mode 0 (B_0x0): LPUART1 peripheral clock disabled during Sleep mode 1 (B_0x1): LPUART1 peripheral clock enabled during Sleep mode (default after reset)
I2C3LPEN	I2C3 clock enable during Sleep mode 0 (B_0x0): I2C3 peripheral clock disabled during Sleep mode 1 (B_0x1): I2C3 peripheral clock enabled during Sleep mode (default after reset)
I3C2LPEN	I3C2 clock enable during Sleep mode 0 (B_0x0): I3C2 peripheral clock disabled during Sleep mode 1 (B_0x1): I3C2 peripheral clock enabled during Sleep mode (default after reset)
LPTIM1LPEN	LPTIM1 clock enable during Sleep mode 0 (B_0x0): LPTIM1 peripheral clock disabled during Sleep mode 1 (B_0x1): LPTIM1 peripheral clock enabled during Sleep mode (default after reset)
LPTIM3LPEN	LPTIM3 clock enable during Sleep mode 0 (B_0x0): LPTIM3 peripheral clock disabled during Sleep mode 1 (B_0x1): LPTIM3 peripheral clock enabled during Sleep mode (default after reset)
LPTIM4LPEN	LPTIM4 clock enable during Sleep mode 0 (B_0x0): LPTIM4 peripheral clock disabled during Sleep mode 1 (B_0x1): LPTIM4 peripheral clock enabled during Sleep mode (default after reset)
LPTIM5LPEN	LPTIM5 clock enable during Sleep mode 0 (B_0x0): LPTIM5 peripheral clock disabled during Sleep mode 1 (B_0x1): LPTIM5 peripheral clock enabled during Sleep mode (default after reset)
LPTIM6LPEN	LPTIM6 clock enable during Sleep mode 0 (B_0x0): LPTIM6 peripheral clock disabled during Sleep mode 1 (B_0x1): LPTIM6 peripheral clock enabled during Sleep mode (default after reset)
VREFLPEN	VREFBUF clock enable during Sleep mode 0 (B_0x0): VREFBUF peripheral clock disabled during Sleep mode 1 (B_0x1): VREFBUF peripheral clock enabled during Sleep mode (default after reset)
RTCAPBLPEN	RTC APB interface clock enable during Sleep mode 0 (B_0x0): RTC APB interface clock disabled during Sleep mode 1 (B_0x1): RTC APB interface clock enabled during Sleep mode (default after reset)

Links

()