Regviz

stm32 /stm32h5 /STM32H523 /RTC /RTC_MISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RTC_MISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H523/RTC/RTC_MISR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALRAMF)ALRAMF 0 (ALRBMF)ALRBMF 0 (WUTMF)WUTMF 0 (TSMF)TSMF 0 (TSOVMF)TSOVMF 0 (ITSMF)ITSMF 0 (SSRUMF)SSRUMF

Description

RTC nonsecure masked interrupt status register

Fields

ALRAMF

Alarm A masked flag
ALRBMF

Alarm B nonsecure masked flag
WUTMF

Wake-up timer nonsecure masked flag
TSMF

Timestamp nonsecure masked flag
TSOVMF

Timestamp overflow nonsecure masked flag
ITSMF

Internal timestamp nonsecure masked flag
SSRUMF

SSR underflow nonsecure masked flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32