Regviz

stm32 /stm32h5 /STM32H533 /OTFDEC /OTFDEC_ICR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTFDEC_ICR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H533/OTFDEC/OTFDEC_ICR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)SEIF 0 (B_0x0)XONEIF 0 (B_0x0)KEIF

KEIF=B_0x0, XONEIF=B_0x0, SEIF=B_0x0

Description

OTFDEC interrupt clear register

Fields

SEIF

Security error interrupt flag clear

0 (B_0x0): SEIF flag status is not affected.

1 (B_0x1): SEIF flag status is cleared in OTFDEC_ISR.
XONEIF

Execute-only execute-never error interrupt flag clear

0 (B_0x0): XONEIF flag status is not affected.

1 (B_0x1): XONEIF flag status is cleared in OTFDEC_ISR.
KEIF

Key error interrupt flag clear

0 (B_0x0): KEIF flag status is not affected.

1 (B_0x1): KEIF flag status is cleared in OTFDEC_ISR.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32