Regviz

stm32 /stm32h5 /STM32H533 /OTFDEC /OTFDEC_IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTFDEC_IER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H533/OTFDEC/OTFDEC_IER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)SEIE 0 (B_0x0)XONEIE 0 (B_0x0)KEIE

SEIE=B_0x0, XONEIE=B_0x0, KEIE=B_0x0

Description

OTFDEC interrupt enable register

Fields

SEIE

Security error interrupt enable

0 (B_0x0): Interrupt generation on security error SEIF is disabled (masked).

1 (B_0x1): Interrupt generation on security error SEIF is enabled (not masked).
XONEIE

Execute-only execute-never error interrupt enable

0 (B_0x0): Interrupt generation on execute-only error XONEIF is disabled (masked).

1 (B_0x1): Interrupt generation on execute-only error XONEIF is enabled (not masked).
KEIE

Key error interrupt enable

0 (B_0x0): Interrupt generation on key error flag KEIF is disabled (masked).

1 (B_0x1): Interrupt generation on key error flag KEIF is enabled (not masked).

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32