Regviz

stm32 /stm32h5 /STM32H562 /RCC /RCC_AHB1RSTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_AHB1RSTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H562/RCC/RCC_AHB1RSTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)GPDMA1RST 0 (B_0x0)GPDMA2RST 0 (B_0x0)CRCRST 0 (B_0x0)CORDICRST 0 (B_0x0)FMACRST 0 (B_0x0)RAMCFGRST 0 (B_0x0)TZSC1RST

GPDMA1RST=B_0x0, CORDICRST=B_0x0, RAMCFGRST=B_0x0, FMACRST=B_0x0, CRCRST=B_0x0, TZSC1RST=B_0x0, GPDMA2RST=B_0x0

Description

RCC AHB1 reset register

Fields

GPDMA1RST

GPDMA1 block reset Set and reset by software.

0 (B_0x0): does not reset GPDMA1 block (default after reset)

1 (B_0x1): resets GPDMA1 block
GPDMA2RST

GPDMA2 block reset Set and reset by software.

0 (B_0x0): does not reset GPDMA2 block (default after reset)

1 (B_0x1): resets GPDMA2 block
CRCRST

CRC block reset Set and reset by software.

0 (B_0x0): does not reset CRC block (default after reset)

1 (B_0x1): resets CRC block
CORDICRST

CORDIC block reset Set and reset by software.

0 (B_0x0): does not reset CORDIC block (default after reset)

1 (B_0x1): resets CORDIC block
FMACRST

FMAC block reset Set and reset by software.

0 (B_0x0): does not reset FMAC block (default after reset)

1 (B_0x1): resets FMAC block
RAMCFGRST

RAMCFG block reset Set and reset by software.

0 (B_0x0): does not reset RAMCFG block (default after reset)

1 (B_0x1): resets RAMCFG block
TZSC1RST

TZSC1 reset Set and reset by software

0 (B_0x0): does not reset the TZSC1 (default after reset)

1 (B_0x1): resets the TZSC1

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32