Regviz

stm32 /stm32h5 /STM32H562 /TIM5 /TIM5_AF1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TIM5_AF1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H562/TIM5/TIM5_AF1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)ETRSEL

ETRSEL=B_0x0

Description

TIM5 alternate function register 1

Fields

ETRSEL

etr_in source selection These bits select the etr_in input source. … Refer to for product specific implementation.

0 (B_0x0): tim_etr0: TIMx_ETR input

1 (B_0x1): tim_etr1

15 (B_0xF): tim_etr15

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32