Regviz

stm32 /stm32h5 /STM32H562 /TIM5 /TIM5_AF2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TIM5_AF2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H562/TIM5/TIM5_AF2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)OCRSEL

OCRSEL=B_0x0

Description

TIM5 alternate function register 2

Fields

OCRSEL

ocref_clr source selection These bits select the ocref_clr input source. … Refer to for product specific implementation.

0 (B_0x0): tim_ocref_clr0

1 (B_0x1): tim_ocref_clr1

7 (B_0x7): tim_ocref_clr7

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32