Regviz

stm32 /stm32h5 /STM32H573 /RCC /RCC_AHB4RSTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_AHB4RSTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H573/RCC/RCC_AHB4RSTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)OTFDEC1RST 0 (B_0x0)SDMMC1RST 0 (B_0x0)SDMMC2RST 0 (B_0x0)FMCRST 0 (B_0x0)OCTOSPI1RST

SDMMC1RST=B_0x0, OTFDEC1RST=B_0x0, FMCRST=B_0x0, SDMMC2RST=B_0x0, OCTOSPI1RST=B_0x0

Description

RCC AHB4 peripheral reset register

Fields

OTFDEC1RST

OTFDEC1 block reset Set and reset by software.

0 (B_0x0): does not reset OTFDEC1 block (default after reset)

1 (B_0x1): resets OTFDEC1 block
SDMMC1RST

SDMMC1 and SDMMC1 delay blocks reset Set and reset by software.

0 (B_0x0): does not reset SDMMC1 and SDMMC1 delay blocks (default after reset)

1 (B_0x1): resets SDMMC1 and SDMMC1 delay blocks
SDMMC2RST

SDMMC2 and SDMMC2 delay blocks reset Set and reset by software.

0 (B_0x0): does not reset SDMMC2 and SDMMC2 delay blocks (default after reset)

1 (B_0x1): resets SDMMC2 and SDMMC2 delay blocks
FMCRST

FMC block reset Set and reset by software.

0 (B_0x0): does not reset FMC block (default after reset)

1 (B_0x1): resets FMC block
OCTOSPI1RST

OCTOSPI1 block reset Set and reset by software.

0 (B_0x0): does not reset OCTOSPI1 block (default after reset)

1 (B_0x1): resets OCTOSPI1 block

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32