Regviz

stm32 /stm32h5 /STM32H573 /SBS /SBS_ECCNMIR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SBS_ECCNMIR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H503/SBS/SBS_ECCNMIR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)ECCNMI_MASK_EN

ECCNMI_MASK_EN=B_0x0

Description

SBS flift ECC NMI mask register

Fields

ECCNMI_MASK_EN

NMI behavior setup when a double ECC error occurs on flitf data part

0 (B_0x0): NMI generated if a double ECC error in the flitf data part

1 (B_0x1): NMI not generated if a double ECC error in the flitf data part

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32