DMA2D AXI master timer configuration register
| EN | Dead-time functionality enable |
| DT | Dead time Dead time value in the AXI clock cycle inserted between two consecutive accesses on the AXI master port. These bits represent the minimum guaranteed number of cycles between two consecutive AXI accesses. |