Regviz

stm32 /stm32h7rs /STM32H7R /MDIOS /MDIOS_SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MDIOS_SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7rs/STM32H7R/MDIOS/MDIOS_SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)PERF 0 (B_0x0)SERF 0 (B_0x0)TERF

TERF=B_0x0, SERF=B_0x0, PERF=B_0x0

Description

MDIOS status register

Fields

PERF

preamble error flag Note: Writing 1 to CPERF (MDIOS_CLRFR) clears this bit. Note: This bit is not set if DPC (disable preamble check, MDIOS_CR[7]) is set.

0 (B_0x0): No preamble error has occurred.

1 (B_0x1): A preamble error has occurred.
SERF

start error flag Note: Writing 1 to CSERF (MDIOS_CLRFR) clears this bit.

0 (B_0x0): No start error has occurred.

1 (B_0x1): A start error has occurred.
TERF

turnaround error flag Note: Writing 1 to CTERF (MDIOS_CLRFR) clears this bit.

0 (B_0x0): No turnaround error has occurred.

1 (B_0x1): A turnaround error has occurred.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32