stm32 /stm32h7rs /STM32H7R /OTG_HS /OTG_HCCHAR4

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_HCCHAR4

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0MPSIZ0EPNUM0 (B_0x0)EPDIR 0 (LSDEV)LSDEV 0 (B_0x0)EPTYP 0 (B_0x0)MCNT 0DAD0 (B_0x0)ODDFRM 0 (CHDIS)CHDIS 0 (B_0x0)CHENA

CHENA=B_0x0, EPDIR=B_0x0, ODDFRM=B_0x0, MCNT=B_0x0, EPTYP=B_0x0

Description

OTG host channel 4 characteristics register

Fields

MPSIZ

Maximum packet size Indicates the maximum packet size of the associated endpoint.

EPNUM

Endpoint number Indicates the endpoint number on the device serving as the data source or sink.

EPDIR

Endpoint direction Indicates whether the transaction is IN or OUT.

0 (B_0x0): OUT

1 (B_0x1): IN

LSDEV

Low-speed device This field is set by the application to indicate that this channel is communicating to a low-speed device.

EPTYP

Endpoint type Indicates the transfer type selected.

0 (B_0x0): Control

1 (B_0x1): Isochronous

2 (B_0x2): Bulk

3 (B_0x3): Interrupt

MCNT

Multicount This field indicates to the host the number of transactions that must be executed per frame for this periodic endpoint. For non-periodic transfers, this field is not used Note: This field must be set to at least 01.

0 (B_0x0): Reserved. This field yields undefined results

1 (B_0x1): 1 transaction

2 (B_0x2): 2 transactions per frame to be issued for this endpoint

3 (B_0x3): 3 transactions per frame to be issued for this endpoint

DAD

Device address This field selects the specific device serving as the data source or sink.

ODDFRM

Odd frame This field is set (reset) by the application to indicate that the OTG host must perform a transfer in an odd frame. This field is applicable for only periodic (isochronous and interrupt) transactions.

0 (B_0x0): Even frame

1 (B_0x1): Odd frame

CHDIS

Channel disable The application sets this bit to stop transmitting/receiving data on a channel, even before the transfer for that channel is complete. The application must wait for the Channel disabled interrupt before treating the channel as disabled.

CHENA

Channel enable This field is set by the application and cleared by the OTG host.

0 (B_0x0): Channel disabled

1 (B_0x1): Channel enabled

Links

()