stm32 /stm32h7rs /STM32H7R /TIM13 /TIM13_EGR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TIM13_EGR

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)UG 0 (B_0x0)CC1G

CC1G=B_0x0, UG=B_0x0

Description

TIM13 event generation register

Fields

UG

Update generation This bit can be set by software, it is automatically cleared by hardware.

0 (B_0x0): No action

1 (B_0x1): Re-initialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared.

CC1G

Capture/compare 1 generation This bit is set by software in order to generate an event, it is automatically cleared by hardware. If channel CC1 is configured as output: CC1IF flag is set, Corresponding interrupt or is sent if enabled. If channel CC1 is configured as input: The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.

0 (B_0x0): No action

1 (B_0x1): A capture/compare event is generated on channel 1:

Links

()