Regviz

stm32 /stm32l1 /STM32L100 /SPI1 /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l1/STM32L100/SPI1/SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXNE)RXNE 0 (TXE)TXE 0 (CHSIDE)CHSIDE 0 (UDR)UDR 0 (CRCERR)CRCERR 0 (MODF)MODF 0 (OVR)OVR 0 (BSY)BSY 0 (FRE)FRE

Description

status register

Fields

RXNE

Receive buffer not empty
TXE

Transmit buffer empty
CHSIDE

Channel side
UDR

Underrun flag
CRCERR

CRC error flag
MODF

Mode fault
OVR

Overrun flag
BSY

Busy flag
FRE

Frame Error

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32