Regviz

stm32 /stm32l1 /STM32L152 /ADC /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l1/STM32L152/ADC/SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (AWD)AWD 0 (EOC)EOC 0 (JEOC)JEOC 0 (JSTRT)JSTRT 0 (STRT)STRT 0 (OVR)OVR 0 (ADONS)ADONS 0 (RCNR)RCNR 0 (JCNR)JCNR

Description

status register

Fields

AWD

Analog watchdog flag
EOC

Regular channel end of conversion
JEOC

Injected channel end of conversion
JSTRT

Injected channel start flag
STRT

Regular channel start flag
OVR

Overrun
ADONS

ADC ON status
RCNR

Regular channel not ready
JCNR

Injected channel not ready

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32