stm32 /stm32l4 /STM32L412 /USART2 /ISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ISR

31282724232019161512118743000000000000000000000000000000000000000000 (PE)PE0 (FE)FE0 (NF)NF0 (ORE)ORE0 (IDLE)IDLE0 (RXNE)RXNE0 (TC)TC0 (TXE)TXE0 (LBDF)LBDF0 (CTSIF)CTSIF0 (CTS)CTS0 (RTOF)RTOF0 (EOBF)EOBF0 (ABRE)ABRE0 (ABRF)ABRF0 (BUSY)BUSY0 (CMF)CMF0 (SBKF)SBKF0 (RWU)RWU0 (WUF)WUF0 (TEACK)TEACK0 (REACK)REACK0 (TCBGT)TCBGT

Description

Interrupt & status register

Fields

PE

PE

FE

FE

NF

NF

ORE

ORE

IDLE

IDLE

RXNE

RXNE

TC

TC

TXE

TXE

LBDF

LBDF

CTSIF

CTSIF

CTS

CTS

RTOF

RTOF

EOBF

EOBF

ABRE

ABRE

ABRF

ABRF

BUSY

BUSY

CMF

CMF

SBKF

SBKF

RWU

RWU

WUF

WUF

TEACK

TEACK

REACK

REACK

TCBGT

Transmission complete before guard time completion

Links

()