Regviz

stm32 /stm32l5 /STM32L552 /PWR /SECCFGR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SECCFGR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l5/STM32L552/PWR/SECCFGR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (WUP1SEC)WUP1SEC 0 (WUP2SEC)WUP2SEC 0 (WUP3SEC)WUP3SEC 0 (WUP4SEC)WUP4SEC 0 (WUP5SEC)WUP5SEC 0 (LPMSEC)LPMSEC 0 (VDMSEC)VDMSEC 0 (VBSEC)VBSEC 0 (APCSEC)APCSEC

Description

Power secure configuration register

Fields

WUP1SEC

WKUP1 pin security
WUP2SEC

WKUP2 pin security
WUP3SEC

WKUP3 pin security
WUP4SEC

WKUP4 pin security
WUP5SEC

WKUP5 pin security
LPMSEC

LPMSEC
VDMSEC

VDMSEC
VBSEC

VBSEC
APCSEC

APCSEC

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32