Regviz

stm32 /stm32l5 /STM32L562 /OCTOSPI1 /HLCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HLCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l5/STM32L552/OCTOSPI1/HLCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LM)LM 0 (WZL)WZL 0TACC0TRWR

Description

HyperBus latency configuration register

Fields

LM

Latency mode
WZL

Write zero latency
TACC

Access time
TRWR

Read write recovery time

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32