Regviz

stm32 /stm32n6 /STM32N645 /DTS /DTS_TS_MR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DTS_TS_MR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/DTS/DTS_TS_MR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TS0_IRQ_MASK)TS0_IRQ_MASK 0 (TS1_IRQ_MASK)TS1_IRQ_MASK

Description

DTS PVT IRQ TS mask register

Fields

TS0_IRQ_MASK

TS0 IRQ source mask bit
TS1_IRQ_MASK

TS1 IRQ source mask bit

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32