Regviz

stm32 /stm32n6 /STM32N645 /ETH /ETH_MACA0HR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ETH_MACA0HR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/ETH/ETH_MACA0HR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0ADDRHI0 (B_0x0)DCS 0 (AE)AE

DCS=B_0x0

Description

MAC Address 0 high register

Fields

ADDRHI

MAC Address0[47:32]
DCS

DMA Channel Select

0 (B_0x0): DMA Rx channel 0

1 (B_0x1): DMA Rx channel 1
AE

Address Enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32