Regviz

stm32 /stm32n6 /STM32N645 /ETH /ETH_MACRXQCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ETH_MACRXQCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/ETH/ETH_MACRXQCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (UFFQE)UFFQE 0 (B_0x0)UFFQ 0 (MFFQE)MFFQE 0 (B_0x0)MFFQ 0 (B_0x0)VFFQE 0 (B_0x0)VFFQ

VFFQ=B_0x0, MFFQ=B_0x0, UFFQ=B_0x0, VFFQE=B_0x0

Description

Rx Queue control register

Fields

UFFQE

Unicast Address Filter Fail Packets Queuing Enable.
UFFQ

Unicast Address Filter Fail Packets Queue.

0 (B_0x0): Queue 0

1 (B_0x1): Queue 1
MFFQE

Multicast Address Filter Fail Packets Queuing Enable.
MFFQ

Multicast Address Filter Fail Packets Queue.

0 (B_0x0): Queue 0

1 (B_0x1): Queue 1
VFFQE

VLAN Tag Filter Fail Packets Queuing Enable

0 (B_0x0): Disabled

1 (B_0x1): Enabled
VFFQ

VLAN Tag Filter Fail Packets Queue

0 (B_0x0): Queue 0

1 (B_0x1): Queue 1

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32