Regviz

stm32 /stm32n6 /STM32N645 /ETH /ETH_MTLRXQ0CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ETH_MTLRXQ0CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/ETH/ETH_MTLRXQ0CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RXQ_WEGT 0 (RXQ_FRM_ARBIT)RXQ_FRM_ARBIT

Description

R0 queue 0 control register

Fields

RXQ_WEGT

Receive Queue Weight
RXQ_FRM_ARBIT

Receive Queue Packet Arbitration

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32