stm32 /stm32n6 /STM32N645 /FDCAN1 /FDCAN_TTILS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FDCAN_TTILS

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)SBCL 0 (B_0x0)SMCL 0 (B_0x0)CSML 0 (B_0x0)SOGL 0 (B_0x0)RTMIL 0 (B_0x0)TTMIL 0 (B_0x0)SWEL 0 (B_0x0)GTWL 0 (B_0x0)GTDL 0 (B_0x0)GTEL 0 (B_0x0)TXUL 0 (B_0x0)TXOL 0 (B_0x0)SE1L 0 (B_0x0)SE2L 0 (B_0x0)ELCL 0 (B_0x0)IWTL 0 (B_0x0)WTL 0 (B_0x0)AWL 0 (B_0x0)CERL

AWL=B_0x0, WTL=B_0x0, SE2L=B_0x0, TXOL=B_0x0, SWEL=B_0x0, CERL=B_0x0, SE1L=B_0x0, GTDL=B_0x0, SMCL=B_0x0, TTMIL=B_0x0, IWTL=B_0x0, GTWL=B_0x0, GTEL=B_0x0, RTMIL=B_0x0, CSML=B_0x0, TXUL=B_0x0, SBCL=B_0x0, ELCL=B_0x0, SOGL=B_0x0

Description

FDCAN TT interrupt line select register

Fields

SBCL

Start of basic cycle interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

SMCL

Start of matrix cycle interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

CSML

Change of synchronization mode interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

SOGL

Start of gap interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

RTMIL

Register time mark interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

TTMIL

Trigger time mark event internal interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

SWEL

Stop watch event interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

GTWL

Global time wrap interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

GTDL

Global time discontinuity interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

GTEL

Global time error interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

TXUL

Tx count underflow interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

TXOL

Tx count overflow interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

SE1L

Scheduling error 1 interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

SE2L

Scheduling error 2 interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

ELCL

Change error level interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

IWTL

Initialization watch trigger interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

WTL

Watch trigger interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

AWL

Application watchdog interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

CERL

Configuration error interrupt line

0 (B_0x0): TT interrupt assigned to interrupt line 0

1 (B_0x1): TT interrupt assigned to interrupt line 1

Links

()