Regviz

stm32 /stm32n6 /STM32N645 /GPIOA /GPIOA_PIOCFGRH

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPIOA_PIOCFGRH

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/GPIOA/GPIOA_PIOCFGRH#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PIOCFG80PIOCFG90PIOCFG10 0PIOCFG11 0PIOCFG12 0PIOCFG13 0PIOCFG14 0PIOCFG15

Description

GPIO port A PIO control high register

Fields

PIOCFG8

Port x I/O pin y configuration
PIOCFG9

Port x I/O pin y configuration
PIOCFG10

Port x I/O pin y configuration
PIOCFG11

Port x I/O pin y configuration
PIOCFG12

Port x I/O pin y configuration
PIOCFG13

Port x I/O pin y configuration
PIOCFG14

Port x I/O pin y configuration
PIOCFG15

Port x I/O pin y configuration

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32