Regviz

stm32 /stm32n6 /STM32N645 /GPIOE /GPIOE_HWCFGR3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPIOE_HWCFGR3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/GPIOE/GPIOE_HWCFGR3#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0ODR_RES0OTYPER_RES

Description

GPIO port E hardware configuration register 3

Fields

ODR_RES

Output data register reset value
OTYPER_RES

Output type register reset value

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32